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Abstract
Bit line toggling of SRAM systems in write operations leads to the largest portion of power dissipation.
To reduce this amount of power loss and achieve power efficient memory, we propose a new SRAM
design that integrates charge pump circuits to harvest and reuse bit line charge. In this work, a
power-efficient charge recycling SRAM is designed and implemented in 180nm CMOS technology.
Post-layout simulation demonstrates an 11% of power saving and 3.8% of area overhead, if the bit width
of SRAM is chosen as 8. Alternatively, 22% of power reduction is obtained if the bit width of SRAM is
extended to 64. Compared with existing charge recycling SRAM schemes, this proposed SRAM is robust
to process variation, demonstrates good read/write stability, and illustrates better trade-off between
design complexity and power reduction.

Keywords: SRAM; low power; charge pump; bit line.
1. Introduction
In the past few decades, CMOS technology has been scaling down by Moore’s law. Transistor channel
length has been decreasing by the use of advanced manufacturing process. With the tremendous boost of
integrated circuit performance, interconnection metals become more and more complex. Signal switching
in these interconnection lines results in significant power consumption as well as heat generation. These
drawbacks become more severe in memory systems, where interconnection metals dominate power
dissipation of the entire block. For example, the charging and discharging activity of bit lines is the
primary cause in SRAM, since they are long routing metals and connect to a large column of memory
cells. Power in SRAM is mainly consumed by bit line charge and discharge currents. Therefore, in order
to lower the power consumption of SRAM, suppressing bit line swing is substantially important [1].
The first charge pump was proposed by Dickson [2]. Later, a variety of optimized charge pumps were
presented in literature [3-7]. The principle of charge pump is using two clock signals to modify
connection states of capacitors. In most cases, charge pump provides a stable voltage supply other than
power supply. So they are widely used as dc-dc converting circuits in power management systems [8].
The contribution of this work is that we integrate a charge pump circuit with SRAM and realize an
efficient charge recycling SRAM system. The whole memory system was designed and implemented in
180nm CMOS process. The post-layout simulation shows an 11% of power reduction and only 3.8% of
area overhead due to the integration of bit line charge pump when a SRAM has 8 bits. If the bit width of
SRAM increases to 64, the resultant power saving is about 22%. Furthermore, this SRAM layout was
embedded into an 8051 MCU layout to verify its operation compatibility. Simulation results demonstrate
the 8051 MCU system works correctly with the proposed charge pump SRAM.
The remainder of this paper is organized as follows. Section 2 presents a review of the related works on
low power SRAM system design. In Section 3, we present the proposed charge pump design scheme. In
Section 4, we present the simulation results including operational timing chart, power consumption

analysis, efficiency calculation and PVT simulation. In Section 5, we provide the validation and benefits
of our proposed SRAM scheme for energy-efficient operation, while Section 6 concludes the paper.

2. Previous Works
As shown in Fig. 1, an adiabatic charge pump was used in SRAM design in [9]. In this paper, a SRAM
array is divided into two parts: Producer slice and Consumer slice. Virtual ground units are utilized to
collect dirty charge at the ground node of SRAM Producer slice. The operation principle is described as
follows: Two virtual grounds alternatively behave to collect the charge from Producer to Consumer.
Virtual ground unit is implemented by an adiabatic charge pump circuit, as illustrated in Fig. 1. When the
virtual ground unit collects charge, the switch Producer and the switch Charge are turned on, while the
switch Consumer, the switch In Use, and the switch Reset are turned off. In this configuration, the charge
from SRAM Producer slice flows into the capacitor in virtual ground unit. This is a charge collection and
storage process. Later, when the virtual ground unit is configured to supply charge to SRAM Consumer
slice, the switch Consumer and the switch In Use are turned on, while the switch Producer, Charge, and
Reset are turned off. In this way, there is a DC voltage source in series with capacitor, thus, the voltage
potential in the top plate of capacitor is boosted. The previously stored charge in the capacitor flows into
the SRAM Consumer slice. This is a charge utilization and recycling process.
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Figure 1. The existing adiabatic charge pump SRAM method [9].
The aforementioned scheme has potential to reduce power consumption of a SRAM system up to 25% [9].
However, it also results in several disadvantages. First, the time-multiplexing operation of two virtual
ground units is complicated. When the voltage level of one virtual ground unit is low, a separate DC
voltage supply is required to enable charge recycling. The need of such as a separate DC voltage supply is
an overhead of system implementation. Usually a large on-chip capacitor is required in the virtual ground
unit to collect charge from SRAM Producer, this increases the design area and implementation cost.
Second, this capacitor discharge process has a negative impact to the stability of power supply. It is easy
to understand that the capacitor continuously discharging, so the top plate of capacitor keeps decreasing
with time. This causes the instability issue of power supply to Consumer, especially the varying body bias
voltage of transistors results in more substrate noise and increases the probability of SRAM operation
failure.
To deal with these design disadvantages in [9], in this work, the authors propose to use a charge pump
circuit to recycle the bit line charge, which is the dominant source of power dissipation.

3. The Proposed SRAM System with Bit Line Charge Pump
3.1 The conceptual circuit of our proposed SRAM
Our proposed SRAM system is depicted in Fig. 2. We can see the charge pump is connected to the bit
lines of SRAM. When the charge pump is in active mode, the switches S1 and S2 depend on input data.
The charge stored in the bit line will be shared with capacitors (C1 and C2). Through the charge sharing,
the bit line is discharged and voltage level is lower. The non-enabled bit line still keeps its pre-charged
high voltage level. Later, when the memory write operation is complete, the two capacitors in charge
pump will be connected in series, thus, creating a higher voltage level to move charge back to the bit line
which shared its charge. With the help of proper timing control of the switches (S1-S5), the process of
efficient bit line charge recycling is carried out.
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Figure 2. The schematic of proposed charge pump SRAM

3.2 The Operating mechanism
Next, the operating mechanism of our proposed SRAM system is explained in details. We take the write
operation as an example. Assume data “0” is supposed to write into SRAM cell. So data decoder turns on
switch S1 and turns off switch S2.
Step 1: As illustrated in Fig. 3(a), it is a charge collection process. The switches (S3 and S5) are turned on
and S4 is turned off. Hence, the capacitors (C1 and C2) are in parallel. The previously stored charge on bit
line (BL) is split and flows into two capacitors. At the end of this step, the voltage level of bit line (BL) is
about 1/3 VDD (this value is related to the BL parasitical capacitor value and C1, C2 capacitors value),
the voltage level of BL_N remains at VDD.
Step 2: As shown in Fig. 3(b), it is a SRAM write process. The switch S1 is turned off, so the charge pump
is disconnect with memory cell. Thus, the charge stored in both capacitors in last step is reserved. The
voltage level of word line (WL) is high. Due to the voltage difference of two bit lines (BL and BL_N) is
large enough (2/3 VDD), data “0” can be successfully written into the memory cell.
Step 3: As shown in Fig. 3(c), it is a charge recycling process. The switches (S1 and S4) are turned on and

switches (S3 and S5) are turned off. Both capacitors in the charge pump are connected in series, and hence
lead to a higher voltage level that forces the charge in capacitors moving back to bit line (BL).
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Figure 3. Working steps of bit line charge pump SRAM
In the read and hold cycles, the proposed SRAM design exhibits the same operation as conventional
6T-SRAM design. As shown in Fig. 4(a), in read operation, S1 and S2 are turned off, the charge pump is
completely disconnected from the SRAM cell. As S3 and S4 are turned on, the sense amplifier is
connected to BL and BL_N. The voltage difference between BL and BL_N, which reflects the data stored
in the SRAM cell, is readout through the sense amplifier. In hold operation, as shown in Fig.4 (b), S1, S2,
S3 and S4 are turned off, so both charge pump and sense amplifier are successfully disconnected from
SRAM cells.
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Figure 4. System diagram for SRAM read and hold operations

3.3 Charge pump multiplexing structure
In order to realize an area-efficient circuit implementation, charge pumps don’t have to be inserted with
every bit line in a SRAM system. In this proposed design, the number of charge pumps is the same as the
number of data width. As shown in Fig. 5, each charge pump is allocated and shared among multiple

memory cells and bit lines, as shown in Fig. 5. For example, assume the data width is N, which indicates
N bit cells will be accessed during each write or read operation, there are only N active bit-line pairs and
hence the required number of charge pumps is N. If the column number of a SRAM array is M, then the
input terminals of a multiplexer is M/N. In Fig. 5, the SRAM array consists of 64 columns and the bit
width is 8, therefore, 8 charge pumps are enough and 8:1 multiplexer is utilized.
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Figure 5. Structure of charge pump multiplexing

4. Post-layout Simulation Results
4.1 Simulation waveforms
The proposed SRAM system was designed and implemented in SMIC 180nm CMOS process. The
capacity of SRAM is 8Kb. The post-layout simulation was carried out at supply voltage VDD=1.8V and
clock frequency f=100MHz. The switches S3 and S5 in Fig.3 are controlled by signal CLK1, while the
switch S4 is controlled by signal CLK2. In Fig. 6, when CLK1 changes to high, the voltage level of bit
line (BL_N) decreases, which is because of the charge sharing with capacitors(C1 and C2). When the
word line signal (WL) is high, input data is written into the SRAM cell, due to the positive feedback of
cross-coupled inverters in the SRAM cell, the voltage level of BL_N continues to decrease. Later, when
CLK2 becomes high, we can observe the voltage level of bit line (BL_N) jumps due to the injected charge
from charge pump.
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Figure 6. Waveform of the proposed charge pump SRAM

4.2 Dynamic power analysis of bit line
The system power loss consists of dynamic and static power, as shown below [10]:
2
Power   N gateCVDD
f   I eff VDD

(1)

N gate

Here, α is the switching activity defined as the probability of switching during a clock cycle. Ngate is the
number of gates which the node has to drive. C is the total capacitance and f is the operation clock
frequency. Ieff and VDD are effective current and supply voltage. In SRAM systems, dynamic power
consumption of bit lines is the dominant component. In this work, the proposed charge pump scheme only
reduces the dynamic power loss, the static power loss remains the same. Based on the post-layout
simulation waveforms, we conducted the following power saving estimation.
According to Eq. (1), assume α and Ngate are equal to 1, the dynamic power consumption of a single bit
line of conventional 6T-SRAM in one write operation is calculated as:
2
P6T  CbitlineVDD
f  5.06e14 1.82 100e6  1.64e5 W 
(2)
Here Cbitline is the bit line capacitance, whose value is obtained from layout extraction. In contrast, the
dynamic power consumption of our proposed charge pump SRAM (CP-SRAM) in one write operation is:
2
2
PCP  CbitlineVswing
f  5.06e14  1.8  1.02 100e6  3.08e6 W 
(3)
The voltage level of bit lines is extracted from post-layout simulations in Fig. 6. We can see our proposed
charge pump scheme reduce signficant dynamic power consumption by restricting bit-line voltage swing
and recycling bit-line charge.

4.3 Power efficiency of charge pump
Power efficiency is an important metric to evaluate charge pump design. In this sub-section, we will
calculate and simulate the power efficiency of our proposed charge pump. The equation of a charge pump
circuit is expressed as:

V  t   I out  t 
V  I t 
Pout
(4)
100%  out
100%  out out
100%
Pin
Vin  t   I out  t 
Vin  I out  t 
Vout(t) is the steady-state value of v(BL_N) when CLK2 is turned off, Vin(t) is the steady-state value of
v(BL_N) when CLK1 is turned off in Fig. 6. Vout(t) and Vin(t) can be obtained from simulation waveform,
Iout(t) and Iin(t) can be calculated as:



T4

I out  t   iout  t  dt

(5)

T3

T2

I in  t   iin  t  dt

(6)

T1

Furthermore, the integral of iout(t) or iin(t) can be calculated as the area of waveform iout(t) or iin(t) (i.e.,
waveform i(BL_N) in Fig. 6). And the area of waveform iout(t) or iin(t) is approximate to the area of a
triangle. Finally, the power efficiency of the proposed charge pump is calculated as:



Vout  I out  t 
Vin  I out  t 

Vout   I out  t  dt
T4

100% 

T3
T2

Vin   I in  t  dt

100% 

Vout  Sout
100%
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T1

1

1.02 V     271.4  uA   0.481 ns  
2

 100%  84.95%

1


0.603 V     306.9  uA   0.847  ns  
2


(7)

4.4 Read/Hold/Write static noise margin
Static Noise Margin (SNM) is an evaluation metric to characterize the noise immunization capability of
SRAM cell [11]. When a SRAM cell is in read mode, two transistors (i.e., N1 and N2 in Fig. 7(a)) are
turned on. It is possible that the previously stored data in the memory cell may be overwritten by the
pre-charged bit lines (i.e., BL or BL_N in Fig. 7(a)). Therefore, read SNM is used to evaluate the stability
of SRAM cell during read operation. The schematic for finding SNM is shown in Fig. 7(a) [12], where
word line signal WL is set to “1” and then the DC voltage supply varies from VDD to GND to change the
voltage at node A from “1” to “0”. The resultant voltage transfer curve is plotted as the solid line in Fig.
7(b). Similarly, hold SNM indicates the SRAM data stability when WL is set to “0” in Fig. 7(a), and the
resultant simulation result is shown as the dashed line in Fig. 7(b). The simulated read and hold SNM are
0.38V and 0.84V, respectively.
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Figure 7. Read/Hold SNM simulation

Correspondingly, write SNM is an evaluation metric to characterize how easy to write a data into a SRAM
cell. The write SNM is defined as bit line voltage value when the state of memory cells flips [13]. The
ease of a write operation depends on how close the bit line need In Section 5s to be driven to ground.
Therefore, the required low-level of bit line voltage during a write operation is an indicator of write
stability [14]. As depicted in Fig. 8(a), the word line signal WL is set to “1” and initial voltage of node B
is set to “1”, then the BL_N voltage varies from VDD to GND. The voltage transfer curves at nodes A and
B are shown in Fig. 8(b), where the write SNM value is 355.7 mV, which is the BL_N voltage value when
voltage at node A is equal to that at node B.
Scan from VDD to GND

Node B

1.6

Vn

WL

“1”

1.8

+
-

1.4

Voltage (V)

1.2

B
A

“1”

“1”

“0”

1
0.8
0.6
0.4

Node A

0.2

355.7mV

0
0

BL

0.2

(a) Schematic for write SNM [13]

0.4

0.6

0.8

1

1.2

1.4

1.6

1.8

BL_N Voltage (V)

BL_N

(b) Write SNM waveform

Figure 8. Write SNM simulation
In this section, these SNM simulations are static ones, which heavily depend on the sizing of SRAM cells.
The swing level of bit line voltage does not impact these SNM simulation results. In this work, our
proposed CP-SRAM cell is sized as same as conventional 6T-SRAM, thus, same read/hold/write SNM
values are obtained from SNM simulations in Fig. 7(a) and Fig. 8(a). Even though these SNM values do
not indicate any discrepancy, circuit operation differences still exist. For example, in a write operation,
the bit line of 6T-SRAM shows a full swing of 1.8V, while the bit line voltage swing of our proposed
CP-SRAM is 1.2V as shown in Fig. 6. Moreover, one of the two bit lines is driven by GND for 6T-SRAM,
while it is driven by capacitances in charge pump for our proposed CP-SRAM.

4.5 Process and temperature simulation
As mentioned in the section 4.4, static SNM simulations maybe overlook subtle drawbacks, herein we
carry out dynamic simulations of read and write operations to estimate the stability of our proposed
CP-SRAM. Synopsys nanosim was used in post-layout simulations to reveal the impacts of process
variation. Five process corners (SS, SF, TT, FS and FF) and temperature range (-55oC~125oC) were used.
Post-layout simulation results in Fig.9 demonstrate its read or write time linearly rises with the increase of
temperature. Under the worst case (i.e., SS corner, 125oC), write time and read time are 4.42ns and 1.32ns,
respectively. Fig.9 validates that the use of integrated charge pump in CP-SRAM is robust and it does not
result in severe timing degradation or functional failure during read or write operations.
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5. Layout Photo and Performance Comparison
Fig. 10 shows the layout view of a proposed SRAM, which is embedded into an 8-bit 8051 MCU system.
The total system area is 1466×1465μm2. The CP-SRAM area is 432×309μm2, it consists of 128 rows and
64 columns of SRAM cells. The charge pump circuit is located at the bottom of CP-SRAM array.

WL Driver

SRAM

8051
MCU

Cell Array

Pre-charger, Data I/O Buffer, SA & R/W
Control

Charge Pump
(a) 8051MCU
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Figure 10. Layout photo of an MCU with embedded charge pump SRAM

As shown in Table 1, the proposed CP-SRAM leads to a slight area overhead (3.8%) and a remarkable
power saving (11%), in contrast to conventional 6T-SRAM design. In addition, there is a 44% of
reduction in bit line current consumption. Note unlike the results in section 4.2 where the bit line current
calculation is conducted for a single bit line during one write operation, the bit line average current in
Table 1 is measured during 100,000 clock cycles of normal read/write/hold operation. Therefore, the bit
line current in Table 1 is composed by read and write operation currents as well as leakage current, thus,
this 44% of current reduction is more practical. Moreover, as discussed in Section 4.4, the
Read/Hold/Write SNM margin value is obtained from HSPICE simulations. The Read/Hold/Write SNM
in the CP-SRAM are the same as those of the conventional 6T-SRAM design.
Table 1. Comparison of conventional and proposed SRAM
6T-SRAM
CP-SRAM
Reduction

Area (mm2)
0.1285
0.1334
-3.8%

Bit line current (μA)
31.02
17.45
44%

Total power (mW)
2.09
1.86
11%

Read/Hold/Write Margin (V)
0.38/0.84/0.36
0.38/0.84/0.36
None

Table 2 lists the percentage of power consumption reduction versus bit width. It is apparent that the
percentage of power saving becomes increasingly significant as the increase of bit width. This is because
more SRAM bit lines can participate in charge recycling when there are more SRAM bit lines available.
Table 2. Comparison of power consumption vs. bit width
Bit width
8
16
32
64

6T-SRAM power (mW)
2.09
2.5
2.94
3.49

CP-SRAM power (mW)
1.86
2.13
2.37
2.72

Reduction
11%
15%
19%
22%

Table 3 summarizes the related literature results for comprehensive comparison and discussion.
Reference [9] collects and recycles the virtual ground line charge, instead of bit line charge. Even though
power consumption in [9] could be reduced to some extent, it also results in several disadvantages which
have been discussed in the Section 2. Based on the available results, we deduced the power consumption
per size of [9] as follows: the energy of SRAM system in [9] is mentioned as 3.25J when the benchmark
is executed for 1 billion instructions. Since the clock frequency is 1GHz, we could estimate the power
consumption as 270.8mW. As the SRAM size is 17Mb (i.e., 512Kb L1-I Cache, 512Kb L1-D Cache and
16Mb L2-Cache), the power consumption per size is about 15.56μW/Kb. In addition, the implementation
technology is 32nm and supply voltage is 0.7V in [9]. Hence, the power consumption should multiply
6×1.82/0.72 to enable an equivalent comparison with this work (i.e., 180nm technology and 1.8V supply
voltage). Finally, the estimated power consumption per size in reference [9] is 617.3μW/Kb, which is
higher than 232.5μW/Kb of this work. Furthermore, as mentioned in [9], if the number of word line is 128,

this design has an energy saving of 5.6% over conventional 6T-SRAM, while our proposed work results
in an energy saving of 11%.
Table 3. Comparison summary of related SRAM designs
PATMOS [9]

ISQED [15]

TVLSI [16]

This work

Technology &
Condition

BPTM 32nm model
Simulation

BPTM 180nm
model Simulation

TSMC 180nm Chip Test

SMIC 180nm
Post-Layout
Simulation

Low-power
Technique

Recycling virtual ground
line charge of SRAM
array

Source-line
charge-recycling

4T-cell with Dual-Vth

Bit-line
charge-pump

SRAM Size

17Mb

256Kb

32Kb

8Kb

Area per Size

No layout

No layout

0.016mm2/Kb

0.017mm2/Kb

Power per Size

617.3μW/Kb, which was
reported as 5.6%
reduction over
6T-SRAM

No specific value,
but reported
14% reduction over
6T-SRAM

1375μW/Kb, no
reported reduction
percentage over
6T-SRAM

232.5μW/Kb,
11% reduction
over 6T-SRAM

Supply Voltage

0.7V

1.8V

1.8V

1.8V

Frequency

1GHz

100MHz

100MHz

100MHz

SNM

Not mention

Not mention

200mV

380mV

Reference [15] presented a charge recycling technique for SRAM in TFT-LCD process and application.
Two ideas were introduced. First, the voltage level of virtual ground is significantly boosted to reduce the
leakage current in SRAM. Second, charge in virtual ground gets recycled and re-used through switching
the source-line to connect with other source-lines which have different voltage levels. In order to
implement both ideas, each row of SRAM array shares one virtual ground point (called “source-line” in
[15]). Because this design requires an additional 900mV supply to boost the source-line voltage level, it
results in design complexity overhead and user inconvenience. Under the iso-simulation condition (i.e.,
100MHz, 1.8V), even though the specific power value was not mentioned in [15], it was reported that 54%
and 14% of power reduction were obtained, due to boosting virtual ground and charge recycling from
virtual ground, respectively. Note the simulation results in [15] were based on predictive technology
model without considering layout routing and parasitic extraction, so 14% of power savings may vary
with the specific implementation technology.
Because of the use of 4T memory cell structure, reference [16] has a smaller area (i.e., 0.016mm2/Kb,
784.7×663.1μm2 for 32Kb SRAM core without Pads) than our proposed design (i.e., 0.017mm2/Kb).
However, the power consumption of our proposed system is lower due to the use of bit line charge
recycling. The power consumption mentioned in [16] is 20mW in BIST mode and 44mW in synchronous
operation mode. Considering the memory system is 32Kb, the power consumption per size is 625μW/Kb
and 1375μW/Kb in BIST and synchronous operation mode, respectively. In terms of write/read stability,
reference [16] results in a bad SNM (i.e., only 200mV), while our proposed system has improved noise
immunity (i.e., SNM=380mV).
From the above discussion, we can see the proposed CP-SRAM design is a good trade-off between design
complexity and power savings. The proposed CP-SRAM design does not need extra DC supply voltage,
which is required in the previous designs [9] [15]. As a result, this proposed solution is easier to
implement. Circuit simulations have validated the Read/Hold/Write SNM values in the CP-SRAM are as
good as conventional 6T-SRAM. Due to the use of integrated charge pump block for bit line charge
recycling, the proposed design achieves 22% or 11% of power reduction over conventional 6T-SRAM for
64 or 8 bit widths scenario, respectively.

6. Conclusion
To the best of our knowledge, it is the first time that an integrated charge pump circuit was proposed to
work inside SRAM systems and to recycle bit line charge in memory write operation. Circuit design,
analysis and VLSI implementation of an 8Kb CP-SRAM system are presented in this work. Compared to
conventional 6T-SRAM design, the proposed system leads to a remarkable power saving of 11% with a
negligible area overhead of only 3.8%. In contrast with existing charge recycling SRAM designs, this
proposed CP-SRAM design is robust to process variation and demonstrates good read/write stability, as
well as better trade-off between design complexity and low power consumption.
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